PCT/IB 9 3 / 0 5 9 3 9

(1 0, 12, 03)

PA 951922

THE BUILDED STATES OF AMERICA

TO ARE TO WHOM THUSE: PRESERVES SHAVE COMES

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

January 29, 2003

THIS IS TO CERTIFY THAT ANNEXED HERETO IS A TRUE COPY FROM THE RECORDS OF THE UNITED STATES PATENT AND TRADEMARK OFFICE OF THOSE PAPERS OF THE BELOW IDENTIFIED PATENT APPLICATION THAT MET THE REQUIREMENTS TO BE GRANTED A FILING DATE UNDER 35 USC 111.

APPLICATION NUMBER: 60/432,939 FILING DATE: December 12, 2002

PRIORITY DOCUMENT

SUBMITTED OR TRANSMITTED IN COMPLIANCE WITH RULE 17.1(a) OR (b)

By Authority of the COMMISSIONER OF PATENTS AND TRADEMARKS

I Rawrence

T. LAWRENCE Certifying Officer

The Commissioner is hereby authorized to charge filing fees or credit any overpayment to Deposit Account Number: Payment by credit card. Form PTO-2038 is attached. 14-1270 160

The invention was made by an agency of the United States Government or under a contract with an agency of the United States Government.

Yes, the name of the U.S. Government agency and the Government contract number are:

Respectfully submitted. SIGNATURE TYPED or PRINTED NAME STEVEN R. BIREN

A check or money order is enclosed to cover the filing fees

Date 12/12/02

REGISTRATION NO. (if appropriate)

26,531

FILING FEE

AMOUNT (\$)

TELEPHONE 914 333-9630


Docket Number:

US020556

USE ONLY FOR FILING A PROVISIONAL APPLICATION FOR PATENT

This collection of information is required by 37 CFR 1.51. The information is used by the public to file (and by the PTO to process) a provisional application, the complete provisional application to the PTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete his burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Dapartment of Commerce, Patents, Washington, D.C., 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS, SEND TO: Box Provisional Application, Assistant Commissioner for

Conversaded by Honra





PTO/SB/16 (02-01)

Approved for use through 10/31/2002. OMB 0851-0032

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of Information unless it displays a valid OMB control number.

	Docket Number INVENTOR(S)/APPL	US020556	Type a plus sign (+) inside this box	+
Given Name (first and middle [if any]) RICHARD JAREK	Family or Surname KEENAN LUCEK	(City and either	Residence State or Foreign Country NSFIELD, MA NSFIELD, MA	2)

Number 2 of 2

WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038,

Converguided by Honzo

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE In re Application of Atty. Docket

SALEH OSMAN

US020556

Serial No.

Filed: CONCURRENTLY

Title: PRESERVING LINEARITY OF AN ISOLATOR-FREE POWER AMPLIFIER BY DYNAMICALLY ADJUSTING BIAS AND SUPPLY OF ACTIVE DEVICES

Commissioner for Patents Washington, D.C. 20231

APPOINTMENT OF ASSOCIATES

Sir:

The undersigned Attorney of Record hereby revokes all prior appointments (if any) of Associate Attorney(s) or Agent(s) in the above-captioned case and appoints:

STEVEN R. BIREN

(Registration No. 26,531)

c/o U.S. PHILIPS CORPORATION, Intellectual Property Department, 580 White Plains Road, Tarrytown, New York 10591, his Associate Attorney(s)/Agent(s) with all the usual powers to prosecute the above-identified application and any division or continuation thereof, to make alterations and amendments therein, and to transact all business in the Patent and Trademark Office connected therewith.

ALL CORRESPONDENCE CONCERNING THIS APPLICATION AND THE LETTERS PATENT WHEN GRANTED SHOULD BE ADDRESSED TO THE UNDERSIGNED ATTORNEY OF RECORD.

Respectfully

Michael E. Marion, Reg. 32,266 Attorney of Record

Dated at Tarrytown, New York this 12^{TH} day of December 2002.


10

15

20

25

30



PRESERVING LINEARITY OF AN ISOLATOR-FREE POWER AMPLIFIER BY DYNAMICALLY ADJUSTING BIAS AND SUPPLY OF ACTIVE DEVICES

FIELD OF THE INVENTION

The invention relates to an isolator-free power amplifier circuit typically used in wireless communication devices which preserves linearity of the power amplifier under varying loads. More particularly, linearity is preserved by dynamically adjusting input and output bias of active devices of the power amplifier circuit.

BACKGROUND OF THE INVENTION

Power amplifiers are used in transmitters to amplify signals, such as radio frequency (RF) signals. Such power amplifiers are included in transmitters of wireless communication devices, such as mobile telephones. The power amplifier typically provides an amplified RF signal to an antenna for transmission over the air.

RF antennas as for instance applied in mobile phones, operate in strongly varying environments, resulting in a varying antenna input impedance, a VSWR (Voltage Standing Wave Ratio) of 4:1 is not uncommon. Especially at high output levels, this may result in a severe distortion of for instance a CDMA (code division multiple access), TDMA (time division multiple access), Edge or W-CDMA modulated carrier signal having a non-constant envelope.

The conventional solution to protect the power amplifier of a cellular phone against antenna mismatch conditions to preserve linearity is to use an isolator, such as a circulator, placed between the power amplifier and the output load, such as the antenna, to limit the effects of load impedance variation on the performance of the power amplifier. The circulator secures proper 50 Ohm loading of the power amplifier under antenna mismatch conditions by dissipating the reflected power in the isolator or in a third circulator port termination. Directivity in the power flow is created by ferromagnetic material.

The above aspects of the state of the art are described in more detail with reference to Fig. 1 which shows a basic block diagram of an arrangement 10 used for a power source 12 isolated with a circulator 14 from a mismatched antenna 16. A current source 18 and its impedance Z_0 represent an ideal power source (RF-transistor) 12. A matching circuit 20 is connected between the antenna 16 and power source 12, with another terminal 22 connected to ground.

10

15

20

25

30

Part of the power P_{inc_circ} from the matching circuit 20 to the circulator 14 is delivered as P_{inc_ant} to the antenna 16 where some power is reflected back P_{refl_ant} to the circulator 14. Thanks to the circulator 14, the reflected power P_{refl_ant} from the antenna 16 is not reflected towards the source 12, but dissipated into the circulator load P_{diss}. Consequently, the reflected power P_{refl_circ} from the circulator 14 and the reflected power P_{refl_source} from the matching circuit 20 towards the source 12 are zero. This avoids extremes that would occur when incident and reflected waves add up in-phase. However, since it is desired to preserve power amplifier linearity and maintain Prad constant (under control of field strength indication at the base station), then the incident power P_{inc_source} from the source 12 has to be increased, thus increasing power dissipation, to overcome reflection losses resulting in enhanced signal voltage and current at the source 12. Thus, the circulator 14 only partly preserves power amplifier linearity under antenna mismatch conditions. In addition, power dissipation and consumption remains high thus requiring battery charging and decreasing battery life of the mobile phone as well as decreasing efficiency.

It is desirable to remove the isolator or circulator 14 connected to the antenna 16. However, removal of the isolator allows load impedance variations to detrimentally affect the performance, e.g., linearity, of the power amplifier. Accordingly, there is a need to have a power amplifier circuit where the isolator is removed yet the performance and linearity of the amplifier is preserved despite load impedance variations.

SUMMARY OF THE INVENTION

According to the invention, linear power output of a power amplifier is substantially maintained despite load variations and having no isolator connected to the load. This is achieved by dynamically adjusting bias and supply of active devices in an isolator-less power amplifier circuit as a correction scheme for linearity under predetermined load mismatch conditions. Thus, linear output power is kept unchanged for a predetermined load delta across the dynamic range of operation, without substantially decreasing efficiency. More particularly, linearity is substantially maintained constant despite load variations by independently and selectively adjusting the direct current (DC) bias at the input of the active devices as well as the DC supply at the output of the active devices to provide output signals with desired DC offsets.

US020556

5


10

15

20

25

30



In one embodiment according to the present invention, an amplifier circuit for preserving linearity of an amplifier is provided. The amplifier circuit may be used in wireless communication devices, for example. The amplifier circuit includes a driver stage with at least an active device for pre-amplification and output of a pre-amplified signal; and an output stage with active devices for further amplification of the pre-amplified signal and output an amplified signal. A detector measures levels of forward and reflected parts of the amplified signal, and a control circuit modifies DC levels of the pre-amplified and/or amplified signal to substantially maintain linearity of the amplifier circuit with load variations. The control circuit further independently and selectively controls and adjusts the DC bias at the input of the active devices of the driver and output stages as a function of the levels of the forward and reflected signals to substantially maintain linearity of amplifier circuit with load variations.

In another embodiment according to the present invention, a method for substantially preserving linearity of an amplifier under varying loads is provided. The method includes measuring levels of forward and reflected signals at the amplifier output; and modifying output DC levels of at least one of a pre-amplified signal provided from the driver stage of the amplifier circuit and an amplified signal provided from the output stage of the amplifier circuit as a function of the measured levels, such as the difference or ratio of the measured forward and reflected signals, to substantially maintain linearity of the amplifier circuit with load variations. The method further includes independently and selectively adjusting the DC bias at the input of the active devices of the driver stage and/or output stage as a function of the levels of the forward and reflected signals to substantially maintain linearity of amplifier circuit with load variations.

Further features and advantages of the invention will become more readily apparent from a consideration of the following description.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings specify and show preferred embodiments of the invention, wherein like elements are designated by identical references throughout the drawings; and in which:

Fig. 1 shows a prior art block diagram of a power source isolated with a circulator from a mismatched antenna;

Fig. 2 shows a wireless communication system according to the present invention;

10

15

20

25

30




Fig. 3 shows an isolator-free amplifier circuit according to the present invention;

Fig. 4 shows a flow chart of a method for preserving performance, e.g., linearity, of an isolator-free amplifier circuit according to the present invention; and

Fig. 5 shows a summarized flow chart of the method for preserving performance, e.g., linearity, of an isolator-free amplifier circuit according to the present invention.

DESCRIPTION OF THE INVENTION

The invention, together with attendant advantages, will be best understood by reference to the following detailed description of the preferred embodiment of the invention, taken in conjunction with the accompanying drawing.

An amplifier circuit for use in wireless communication devices for example is 'described where, illustratively, an RF power amplifier is used in RF antenna circuits. In the following description, numerous specific details are set forth, such as specific type and number of transistors, in order to provide a thorough understanding of the present invention. However, it will be obvious to one skilled in the art that the present invention may be practiced without these specific details. In other instances, well known circuits have not been set forth in detail in order to not unnecessarily obscure the present invention.

The wireless communication device may be for example a mobile cellular or cordless telephone, pager, an Internet appliance or other consumer devices, and is typically part of a communication system. Fig. 2 shows a wireless communication system, such as a mobile telephone system 40 comprising a primary or base station (BS) 50 and a plurality of secondary or mobile stations (MS) 60. The BS 50 comprises a network controller 52, such as a computer, coupled to a transceiver 54 which is in turn coupled to radio transmission means such as an antenna 56. A connection means such as a wire 58 couples the controller 52 to a public or a private network.

Each MS 60 comprises a processor 62 such as a micro-controller (μ C) and/or a digital signal processor (DSP). Typically, the DSP processes voice signals, while the μ C manages operation of the MS 60. The processor 62 is coupled to a transceiver means 64 coupled to radio transmission means, e.g., an antenna 66. A memory 68, such as an EPROM and RAM, is coupled to the processor 62 and stores data related to operation and configuration of the MS 60. Communication from the BS 50 to MS 60 takes place on a downlink channel 72, while communication from the MS 60 to BS 50 takes place on an


10

15

20

25

30



The transmit section of the transceiver 64 transmits signals over the uplink channel 74, which the receive branch of the transceiver 64 receives signals over the downlink channel 72. The transceiver 64 includes a selection means to selectively couple a power amplifier (PA) of the transmit section or a low noise amplifier (LNA) of the receive section to the antenna 66. Illustratively, the selection means includes a duplexer or bandpass filters tuned to the transmit and receive frequency ranges, respectively. As is well known in the art, the transceiver 64 also includes other circuits such as a down converter for converting the received radio frequency (RF) signals to intermediate frequency and/or baseband signals, and demodulator/decoder in the receive branch. By contrast, the transmit branch of the transceiver 64 includes an up converter and a modulator/encoder. Converters that convert between analog and digital formats are also typically present in the transceiver 64.

Fig. 3 shows an embodiment of an amplifier circuit 100 according to the present invention which is illustratively used as a power amplifier circuit to amplify RF signals in wireless communication devices. For example, the amplifier circuit 100 is part of the transceiver 64 of the MS 60 shown in Fig. 2, and more particularly, in the transmit branch of the transceiver 64. Typically, the input of the amplifier circuit is coupled to a modulator and receives modulated RF signals for amplification. The amplifier output is coupled to a load, such as the antenna 66, where the amplified RF signals are transmitted over the air on the uplink channel 74 for example.

As shown in Fig. 3, the amplifier circuit 100 comprises an input match circuit 110 for buffering the input of the amplifier circuit 100 and matching its input impedance with the output impedance of the circuit coupled thereto, such as a modulator. The output of the input match circuit 110 is coupled to a driver stage 120 through at least one DC blocking capacitor 130. The signal to be amplified, such as a modulated signal, is provided by the input match circuit 110 to the capacitor 130, which substantially blocks DC components and provides a signal substantially without a DC offset to the driver stage 120.

The driver stage 120 comprises a at least one active device, such as a transistor 140, which receives the substantially DC-free signal from the capacitor 130 for pre-

10,

15

20

25

30



amplification to a first level. Illustratively, the pre-amplification transistor is a bipolar transistor, such as an NPN transistor 140 having a base 142 coupled to the capacitor 130. The base 142 is further coupled to a bias control circuit 145 for providing a proper DC biasing signal. This allows the bias control circuit 145 to control, e.g., adjusts the DC bias at the input of the transistor 140. The emitter of the transistor 140 is coupled to ground, while the output or collector 147 of the transistor 140 is coupled to an inter-stage match circuit 150 for buffering and impedance matching between the driver stage 120 and the input of an output stage 160.

The pre-amplified signal from the driver stage 120 is provided to the input of the output stage 160 through the inter-stage match circuit 150, and at least one DC blocking capacitor 170 for substantially blocking DC signals similar to the DC blocking capacitor 130.

The output stage 160 is similar to the driver stage 120 and also comprises at least one transistor 180 which receive the substantially DC-free signal from the capacitor 170 for amplification to the output level. Illustratively, the output transistor 180 is a bipolar transistor, such as an NPN transistor having a base 182 coupled to the capacitor 170. The base 182 of the output transistor 180 is further coupled to the bias control circuit 145 for providing the proper DC biasing signal the output transistor 180. The emitter of transistor 180 is coupled to ground, while the output or collector 187 of the transistor 180 is directly or indirectly coupled to the load without any isolation therebetween. Further, the emitter area of each active device 140, 180 is selected such that optimum performance is achieved for a given load, inter-stage and source conditions.

In addition, the output or collector 147, 187 of each transistor 140, 180 is also independently coupled to the bias control circuit 145. This allows the bias control circuit 145 to independently and selectively change the DC level or offset of the pre-amplified signal at the output 147 of the transistor 140 and/or the DC level or offset of the amplified signal at the output 187 of the transistor 180. Further, having each input/control port, e.g., base 142, 182 of transistors 140, 180 independently coupled to the bias control circuit 145 allows the bias control circuit 145 to independently and selectively control, e.g., adjusts the DC bias at the input of the transistors 140, 180 thus modifying the amplification or gain of the driver and output stages 120, 160.

10

15

20

25

30

Cany pravided by Hone

By way of example, suppose a power amplifier is to deliver 30 dBm of output power to a 50 ohm load. If the power amplifier's final stage's output has peak voltage swing of 1.4 volts for linear operation, then a loss-less impedance matching network separating load and power amplifier must have an impedance transformation ratio of 51:1.

Consider a worst case mismatch condition over all phases of a constant VSWR. The two impedance extremes are high and low loads. In the former case, large voltage swings develop across the output of the final stage causing non-linearity in the form of clipping due to the onset of high AC impedance. In the later case, the demand for output current elevates due to the onset of low AC impedance. By monitoring the incident and reverse power levels, a measurement of the impedance condition is obtained as shown in block 200 of Fig. 4. Next in block 210, the impedance level or mismatch is checked and if a normal or matched level is obtained, then normal matched operation is continued in block 220. If the impedance level or mismatch is not normal, then it is determined in block 230 whether the difference or ratio of the measured forward and reflected signals is high, indicating a relatively high forward signal, or low indicating a relatively low forward signal. Next, in blocks 240, 250, the DC bias on both the input and output of each driver and output transistor is independently and selectively adjusted in one direction or the other, depending on whether the ratio measured in block 230 was high or low. Next, the impedance condition is re-measured by returning to block 200 and the operations are repeated until a matched level is obtained in block 210 and normal matched operation is continued in block 220. The monitoring and measurement of the impedance in block 200 are continuously or intermittently checked and adjustments are made, if needed, to arrive to the matched condition of block 220.

Returning to Fig. 3, a detector, such as a power detector 190, is also coupled to the output 187 of the transistor 180 for detecting the level, e.g., the power level, of the amplified RF signal at the output of the output stage 160. The power detector 190 is in turn coupled to the bias control circuit 145. The output 195 of the amplifier circuit 100 is coupled to an antenna without an isolator therebetween.

The power detector 190 provides the DC bias control circuit 145 a measure of the forward and reflected output power of the amplifier circuit 100. As a function of the forward and reflected power level, the DC bias control circuit 145 independently and selectively modifies the DC level of the pre-amplified signal at the output 147 of the driver

15

20

25

30

Conv provided by HERTO


stage transistor 140 and/or the DC level of the amplified signal at the output 187 of the output stage transistor 180 to substantially maintain constant linearity of the amplifier circuit 100 with load variations. The control circuit 145 further independently and selectively controls and adjusts the DC bias at the input 142, 182 of the active devices 140, 180 of the driver and output stages 120, 160 as a function of the levels of the forward and reflected signals to substantially maintain constant the linearity of the amplifier circuit 100 despite variations in the impedance of the load connected to the output 195 of the amplifier circuit 100.

In particular, the bias control circuit 145 independently and selectively adjusts the DC bias on both the input e.g., base 142, 182, and output, e.g., collector 147, 187, of each driver and output transistor 140, 160, in response to the difference between the forward and reflected power level in response to the difference between the forward and reflected power level. This substantially maintains linear output power despite load variations without significantly modifying the output stage of the power amplifier circuit.

To illustrate one solution, it is noted that the optimum real impedance of a collector is proportional to the ratio of half the collector supply voltage squared and the output power: $R_{opt} \sim Vcc^2/(2*P_{out})$. Therefore a change in load impedance is accommodated for by a change in R_{opt} and input bias in accordance with the required P_{out} and linearity.

As is well known by one skilled in the art, the changes in the forward and reflected power levels measured by the power detector 190 is related to changes in the load impedance, e.g., the impedance of the antenna 66 shown in Fig. 2. In particular, for a load impedance substantially matched to the output impedance of the output of the amplifier circuit 100, the ratio or the difference between the forward and reflected power levels is high, while it is low for substantially mismatched impedances. U.S. Patent No. 5,423,082, which is incorporated herein by reference in its entirety, discloses a transmitter that includes a closed loop feedback to compensate for varying antenna loads without an isolator, which is accomplished by taking the reflected output energy into account to maintain a constant overall loop gain by adjusting the gain of variable gain stages.

Bias control circuits are also well known in the art, such as the bias control circuit disclosed in U.S. Patent Nos. 5,442,322 and 5,712,593 which are incorporated herein by reference in its entirety. In U.S. Patent No. 5,442,322, a bias control circuit compares a bias control voltage with a value indicative of the current in an active device and provides




a control signal to the control terminal of the active device to control the operating point thereof. The bias point of a power amplifier is similarly controlled in U.S. Patent No. 5,712,593 by a control circuit in response to comparing a reference value to a filtered portion of the RF output signal. Changing the amplifier bias point limits the effect of the load impedance variation on the amplifier performance. U.S. Patent No. 6,064,266, which is incorporated herein by reference in its entirety, is also related to limiting the effect of the load impedance variation on the amplifier performance, which is achieved by modifying the RF output signal path, instead of the DC bias, by switching in a resistor in parallel with the output impedance when a threshold detector detects variations in the load impedance above a predetermined value.

The bias control circuit 145 of the present amplifier circuit 100 may include a processor or a comparator for comparing the values of forward and reflected power levels measured by the power detector 190 with at least one threshold value. Based on the comparison, the DC bias control circuit 145 modifies DC levels or offsets of the preamplified and/or amplified signals provided by the transistors 140, 180 of the driver and output stages as necessary, namely, as a function of the levels of the forward and reflected signals, to substantially maintain constant the linearity of the amplifier circuit 100 with load variations. The bias control circuit 145 further independently and selectively controls and adjusts the DC bias at the input of the transistors 140, 180 of the driver and output stages as a function of the levels of the forward and reflected signals to substantially maintain constant linearity of amplifier circuit with load variations.

Fig. 5 shows a flow chart 300 of a method for preserving performance of an isolator-free amplifier circuit according to the present invention. In block 310, the power detector measures the forward and reflected power levels at the output of the amplifier circuit and provides this information to the bias control circuit 145. In response to the measured forward and reflected power levels, such as their difference or ratio values, in block 320, the control circuit 145 selectively and independently modifies DC levels or offsets of the pre-amplified and/or amplified signals provided by the transistors 140, 180 of the driver and output stages as necessary, namely, as a function of the levels of the forward and reflected signals, to substantially maintain constant the linearity of the amplifier circuit 100 with load variations. The bias control circuit 145 further independently and selectively controls and adjusts the DC bias at the input of the transistors 140, 180 of the driver and

US020556

5



output stages as a function of the levels of the forward and reflected signals to substantially maintain constant linearity of amplifier circuit 100 with load variations.

While the present invention has been described in particular detail with reference to specific exemplary embodiments thereof, it should also be appreciated that numerous modifications and changes may be made thereto without departing from the broader and intended spirit and scope of the invention as set forth in the claims that follow. The specification and drawings are accordingly to be regarded in an illustrative manner and are not intended to limit the scope of the claims which follow.

CLAIMS:

5

20

25

1. An amplifier circuit comprising:

a driver stage having at least a first active device which receives a signal for preamplification and outputs a pre-amplified signal;

an output stage having at least a second active device which receives said preamplified signal for further amplification and output of an amplified signal;

a detector which measures levels of forward signal and reflected signal of said amplified signal; and

a control circuit which modifies DC levels of at least one of said pre-amplified signal and said amplified signal in response to said levels of forward signal and reflected signal to substantially maintain linearity of said amplifier circuit with load variations.

- The amplifier circuit of claim 1, wherein said control circuit modifies DC levels of
 both said pre-amplified signal and said amplified signal to substantially maintain said
 linearity of said amplifier circuit with said load variations.
 - 3. The amplifier circuit of claim 1, wherein said output stage is coupled to a load without an isolation device between said output stage and said load.
 - 4. The amplifier circuit of claim 1, wherein said control circuit further adjusts a gain of said at least first active device and said at least a second active device as a function of said levels of forward signal and reflected signal to substantially maintain said linearity of said amplifier circuit with said load variations.
 - 5. The amplifier circuit of claim 4, wherein said output stage is coupled to a load without an isolation device between said output stage and said load.
- The amplifier circuit of claim 4, wherein said control circuit independently adjust
 said gain of each of said first active device and said second active device.

25

- 7. The amplifier circuit of claim 4, wherein at least one of said first active device and said second active device is an NPN transistor.
- 8. The amplifier circuit of claim 4, wherein said first active device and said second active device are NPN transistors.
 - 9. The amplifier circuit of claim 1, further comprising an input match circuit coupled between an input of said amplifier circuit and said driver stage for matching an input impedance of said amplifier circuit to an output impedance of a device coupled to said input.
 - 10. The amplifier circuit of claim 9, further comprising at least one capacitor coupled between said input match circuit and said driver stage.
- 15 11. The amplifier circuit of claim 1, further comprising at least one capacitor coupled between an input of said amplifier circuit and said driver stage.
- The amplifier circuit of claim 1, further comprising an inter-stage match circuit coupled between an output of said driver stage and an input of said output stage for matching an input impedance of said output stage to an output impedance of said driver stage.
 - 13. The amplifier circuit of claim 10, further comprising at least one capacitor coupled between said inter-stage match circuit and said output stage.
 - 14. The amplifier circuit of claim 1, further comprising at least one capacitor coupled between said inter-stage match circuit and said output stage.
- 15. A wireless communication device having an amplifier circuit, said amplifier circuit30 comprising:
 - a driver stage having at least a first active device which receives a signal for preamplification and outputs a pre-amplified signal;

15


20



an output stage having at least a second active device which receives said preamplified signal for further amplification and output of an amplified signal;

- a detector which measures levels of forward signal and reflected signal of said amplified signal; and
- a control circuit which modifies DC levels of at least one of said pre-amplified signal and said amplified signal in response to said levels of forward signal and reflected signal to substantially maintain linearity of said amplifier circuit with load variations.
- 16. The wireless communication device of claim 15, wherein said control circuit modifies DC levels of both said pre-amplified signal and said amplified signal to substantially maintain said linearity of said amplifier circuit with said load variations.
 - 17. The wireless communication device of claim 15, wherein said output stage is coupled to a load without an isolation device between said output stage and said load.
 - 18. The wireless communication device of claim 15, wherein said control circuit further controls turning on and off of said at least first active device and said at least a second active device as a function of said levels of forward signal and reflected signal to substantially maintain said linearity of said amplifier circuit with said load variations.
- A method for substantially maintaining linearity of an amplifier circuit with variations of a load coupled to an output of said amplifier circuit comprising:
 measuring levels of forward signal and reflected signal at said output; and modifying DC levels of at least one of a pre-amplified signal provided from a driver stage of said amplifier circuit and an amplified signal provided from an output stage of said amplifier circuit in response to said levels of forward signal and reflected signal to substantially maintain linearity of said amplifier circuit with load variations.
- The method of claim 20, further comprising independently turning on and off a first
 active device of said driver stage and a second active device of said output stage as a function of said power levels.


10




ABSTRACT

An amplifier circuit (100) includes a driver stage (120) with at least an active device (140) for pre-amplification and output of a pre-amplified signal; and an output stage (160) with at least an active device (180) for further amplification of the pre-amplified signal and output of an amplified signal. A detector (190) measures levels of forward and reflected parts of the amplified signal, and a control circuit (145) modifies DC levels or offsets of the pre-amplified and/or amplified signals to substantially maintain linearity of the amplifier circuit (100) with load variations. The control circuit (145) further independently and selectively controls and adjusts the DC bias at the input of the active devices (140, 180) of the driver and output stages (120, 160) as a function of the levels of the forward and reflected signals to substantially maintain linearity of the amplifier circuit (100) with load variations.







. . .

